Modeling Guidelines for Code Generation

R2013a

MATLAB[®] SIMULINK[®]



How to Contact MathWorks



(a)

www.mathworks.comWebcomp.soft-sys.matlabNewsgroupwww.mathworks.com/contact_TS.htmlTechnical Support

suggest@mathworks.com bugs@mathworks.com doc@mathworks.com service@mathworks.com info@mathworks.com Product enhancement suggestions Bug reports Documentation error reports Order status, license renewals, passcodes Sales, pricing, and general information



508-647-7000 (Phone) 508-647-7001 (Fax)

The MathWorks, Inc. 3 Apple Hill Drive

Natick, MA 01760-2098

For contact information about worldwide offices, see the MathWorks Web site.

Modeling Guidelines for Code Generation

© COPYRIGHT 2010-2013 by The MathWorks, Inc.

The software described in this document is furnished under a license agreement. The software may be used or copied only under the terms of the license agreement. No part of this manual may be photocopied or reproduced in any form without prior written consent from The MathWorks, Inc.

FEDERAL ACQUISITION: This provision applies to all acquisitions of the Program and Documentation by, for, or through the federal government of the United States. By accepting delivery of the Program or Documentation, the government hereby agrees that this software or documentation qualifies as commercial computer software or commercial computer software documentation as such terms are used or defined in FAR 12.212, DFARS Part 227.72, and DFARS 252.227-7014. Accordingly, the terms and conditions of this Agreement and only those rights specified in this Agreement, shall pertain to and govern the use, modification, reproduction, release, performance, display, and disclosure of the Program and Documentation by the federal government (or other entity acquiring for or through the federal government) and shall supersede any conflicting contractual terms or conditions. If this License fails to meet the government's needs or is inconsistent in any respect with federal procurement law, the government agrees to return the Program and Documentation, unused, to The MathWorks, Inc.

Trademarks

MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See www.mathworks.com/trademarks for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.

Patents

MathWorks products are protected by one or more U.S. patents. Please see www.mathworks.com/patents for more information.

Revision History

September 2010	Online only	Ne
April 2011	Online only	Rev
September 2011	Online only	Rev
March 2012	Online only	Rev
September 2012	Online only	Rev
March 2013	Online only	Rev

New for Version 1.0 (Release 2010b)
Revised for Version 1.1 (Release 2011a)
Revised for Version 1.2 (Release 2011b)
Revised for Version 1.3 (Release 2012a)
Revised for Version 1.4 (Release 2012b)
Revised for Version 1.5 (Release 2013a)

Contents

Introduction

Motivation	 1-2

Block Considerations

cgsl_0101: Zero-based indexing	2-2
cgsl_0102: Evenly spaced breakpoints in lookup tables	2-4
cgsl_0103: Precalculated signals and parameters	2-5
cgsl_0104: Modeling global shared memory using data stores	2-8
cgsl_0105: Modeling local shared memory using data stores	2-12

Modeling Pattern Considerations

3

1

cgsl_0201: Redundant Unit Delay and Memory	
blocks	3-2
cgsl 0202: Usage of For, While, and For Each	
subsystems with vector signals	3-8
Subsystems with vector signals	00

cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks	3-10
cgsl_0205: Signal handling for multirate models	3-16
cgsl_0206: Data integrity and determinism in multitasking models	3-18

Configuration Parameter Considerations

cgsl_0301: Prioritization of code generation objectives for code efficiency	4-2
cgsl_0302: Diagnostic settings for multirate and multitasking models	4-3

Introduction

1

Motivation

MathWorks[®] intends this document for engineers developing models and generating code for embedded systems using Model-Based Design with MathWorks products. The document focus is on model settings, block usage, and block parameters that impact simulation behavior or code generation.

This document does not address model style or development processes. For more information about creating models in a way that improves consistency, clarity, and readability, see the "MAAB Control Algorithm Modeling". Development process guidance and additional information for specific standards is available with the IEC Certification Kit (for ISO 26262 and IEC 61508) and DO Qualification Kit (for DO-178) products.


Disclaimer While adhering to the recommendations in this document will reduce the risk that an error is introduced during development and not be detected, it is not a guarantee that the system being developed will be safe. Conversely, if some of the recommendations in this document are not followed, it does not mean that the system being developed will be unsafe.

Block Considerations

- "cgsl_0101: Zero-based indexing" on page 2-2
- "cgsl_0102: Evenly spaced breakpoints in lookup tables" on page 2-4
- "cgsl_0103: Precalculated signals and parameters" on page 2-5
- "cgsl_0104: Modeling global shared memory using data stores" on page 2-8
- "cgsl_0105: Modeling local shared memory using data stores" on page 2-12

cgsl_0101: Zero-based indexing

ID: Title	cgsl_0101: Zero-based indexing			
Description	Use zero-based indexing for blocks that require indexing. To set up zero-based indexing, do one of the following:			
	А	Select block parameter Use zero-based contiguous for the Index Vector block.		
	В	Set block parameter Index mode to Zero-based for the following blocks:		
		• Assignment		
		• Selector		
		• For Iterator		
Notes	The C	language uses zero-based indexing.		
Rationale	А, В	Use zero-based indexing for compatibility with integrated C code.		
		Results in more efficient C code execution. One-based indexing requires a subtraction operation in generated code.		
See Also	"hisl_	0021: Consistent vector indexing method"		
Last Changed	R2011b			
Examples Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theodel_Zero Theode				
		nmended		
		ZeroIndex(void)		
		Out5 = 3.0 * ZeroIndexArray[IndexSel_Zero];		



cgsl_0102: Evenly spaced breakpoints in lookup tables

ID: Title	cgsl_0102: Evenly spaced breakpoints in lookup tables			
Description	Whe	When you use Lookup Table and Prelookup blocks,		
	А	With <i>non-fixed-point data types</i> , use evenly spaced data breakpoints for the input axis		
	В	With <i>fixed-point data types</i> , use power of two spaced breakpoints for the input axis		
Notes	Evenly-spaced breakpoints can prevent generated code from including division operations, resulting in faster execution.			
		Improve ROM usage and execution speed.		
		Improve execution speed.		
		When compared to unevenly-spaced data, power-of-two data can		
		• Increase data RAM usage if you require a finer step size		
		• Reduce accuracy if you use a coarser step size		
		Compared to an evenly-spaced data set, there should be minimal cost in memory or accuracy.		
Model Advisor Checks	Embedded Coder > "Identify questionable fixed-point operations"			
See Also	"Formulation of Evenly Spaced Breakpoints" in the Simulink® documentation			
Last Changed	nged R2010b			

ID: Title	cgsl_0103: Precalculated signals and parameters	
Description		culate invariant parameters and signals by doing one of lowing:
	А	Manually precalculate the values
	В	 Enable the following model optimization parameters: Optimization > Signals and Parameters > Simulation and code generation > Inline parameters
		• Optimization > Signals and Parameters > Code generation > Signals > Inline invariant signals
Notes	Precalculating variables can reduce local and global memory usage and improve execution speed. If you select Inline parameters and Inline invariant signals , the code generator minimizes the number of run-time calculations by maximizing the number calculations completed before runtime. In some cases, this can lead to a reduction in the number of parameters stored. However, the algorithms the code generator uses have limitations. In some cases, the code is more compact if you calculate the values outside of the Simulink environment. This can improve model efficiency, but can reduce model readability.	
Rationale	A, B	Precalculate data, outside of the Simulink environment, to reduce memory requirements of a system and improve run-time execution.

cgsl_0103: Precalculated signals and parameters

ID: Title	cgsl_0103: Precalculated signals and parameters		
Last Changed	R2012b		
Examples	<pre>In the following model, the four paths are mathematically equivalent. However, due to algorithm limitations, the number of run-time calculations for the paths differs.</pre>		


ID: Title	cgsl_0103: Precalculated signals and parameters
	<pre>/* Product: '<root>/Product5' incorporates: * Constant: '<root>/Constant2' * Inport: '<root>/In1' */ Path_4 = -3.0 * InputSignal * 3.0; /* Product: '<root>/Product6' incorporates: * Constant: '<root>/Constant3' * Inport: '<root>/In1' */ Pre_Calc_1 = -9.0 * InputSignal;</root></root></root></root></root></root></pre>
	To maximize automatic precalculation, add signals at the end of the set of equations. Inlining data reduces the ability to tune model parameters. You should define parameters that require calibration to allow calibration. For more information, see "Parameters" in the Simulink Coder [™] documentation.

cgsl_0104: Modeling global shared memory using data stores

ID: Title	cgsl_0104: Modeling global shared memory using data stores		
Description		using data store blocks to model shared memory across le models:	
	А	In the Configuration Parameters dialog box, on the Diagnostics pane, set Data Validity > Data Store Memory Block > Duplicate data store names to error for models in the hierarchy	
	В	Define the data store using a Simulink Signal or MPT Signal object	
	С	Do not use Data Store Memory blocks in the models	
Notes	If multiple Data Store blocks use the same data store name within a model, then Simulink interprets each instance of t data store as having a unique local scope.		
	Use the diagnostic Duplicate data store names to help detect unintended identifier reuse. For models intentionally using local data stores, set the diagnostic to warning. Verify that only intentional data stores are included.		
	Merge blocks, used in conjunction with subsystems operating in a mutually exclusive manor, provide a second method of modeling global data across multiple models.		
Rationale	A, B, CPromotes a modeling pattern where a single consistent data store is used across models and a single global instance is created in the generated code.		


ID: Title	cgsl_0104: Modeling global shared memory using data stores				
See Also	• "hisl_0013: Usage of data store blocks"				
	• "hisl_0015: Usage of Merge blocks"				
	• "cgsl_0302: Diagnostic settings for multirate and multitasking models"				
	• "cgsl_0105: Modeling local shared memory using data stores"				
Last Changed	R2011b				
Examples	The following examples illustrate the use of data stores as global shared memory. The data store is used to model a global fault flag. A data store is required because the flag can be set in multiple functions and used in the same execution step.				
	The top model contains three subsystems, each utilizing a data store memory. The data store is defined using a mpt.Signal object.				
	mpt.Signal: errorFlag				
	Data type: uint16 >>				
	Complexity: real				
	Dimensions: 1 Dimensions mode: Fixed				
	Sample time: -1 Sample mode: Sample based				
	Minimum: [] Maximum: []				
	Initial value: 0 Units: Error Flag				
	Storage dass: Global (Custom) Custom attributes				
	Memory section: Default				
	Header file: importData.h				
	Owner: cgsl_0104_top				
	Definition file: importData.c				
	Persistence level: 1				

ID: Title cgsl_0104: Modeling global shared memory using data stores



Recommended

In this example, there are no Data Store Memory blocks. The resulting code uses the same global variable for the full model.



ID: Title	cgsl_0104: Modeling global shared memory using data stores
	In this example, a Data Store Memory block is added into the Model block subsystem. The model subsystem uses a local version of the data store. The Atomic Subsystem use a different version.
	f0
	ErrorFunc_N Atomic subsystem
	errorFlag Set bit 9
	<pre>rtMdlrefDWork mr_ggsl_0104 erro mr_ggsl_0104 errorF_MdlrefDWork; void mr_ggsl_0104 errorFunc_N_UseDSM(const_boolean_T *rtu_Error_Class_N) { rtDW mr_ggsl_0104 errorF_MdlrefDWork.rtdw); if (*rtu_Error_Class_N) { localDW->errorFlag = (uint16_T) (~((uint16_T) ((localDW->errorFlag))) ((uint16_T)512U))); } else { localDW->errorFlag = (uint16_T) (localDW->errorFlag ((uint16_T)512U)); } }</pre>

cgsl_0105: Modeling local shared memory using data stores

ID: Title	cgsl_0105: Modeling local shared memory using data stores			
Description	When	using data store blocks as local shared memory:		
	А	Explicitly create the data store using a Data Store Memory block.		
	В	Deselect the block parameter option Data store name must resolve to Simulink signal object .		
	С	Consider following a naming convention for local Data Store Memory blocks.		
Notes	Use the diagnostic Duplicate data store names to help detect unintended identifier reuse. For models intentionally using local data stores, set the diagnostic to warning. Verify that only intentional data stores are included.			
	Data store blocks are realized as global memory in the generated code. If they are not assigned a specific storage class, they are included in the DWork structure. In the model, the data store is scoped to the defining subsystem and below. In the generated code, the data store has file scope.			
Rationale	A, B	Data store block is treated as a local instance of the data store		
	С	Provides graphical feedback that the data store is local		
See Also	• "cgsl_0104: Modeling global shared memory using data stores"			
	 "cgsl_0302: Diagnostic settings for multirate and multitasking models" 			
	• "hisl_0013: Usage of data store blocks"			

ID: Title	cgsl_0105: Modeling local shared memory using data stores
Last Changed	R2011b
Examples	In some instances, such as a library function, reuse of a local data store is required. In this example the local data store is defined in two subsystems.
	1 input_1 LoceIDateStore_1
	2 Input_2 LocalDataStore_2
	DSM_Loc_1
	$1 \qquad 1 \qquad$
	The instance of localFlag is in scope within the subsystem LocalDataStore_1 and its subsystems.
	<pre>/* Block signals and states (auto storage) for system '<u><root>'</root></u> */ typedef struct { real_T localFlag;</pre>

ID: Title	cgsl_0105: Modeling local shared memory using data stores
	In the generated code, the data stores are part of the global DWork structure for the model. Embedded coder automatically assigns them unique names during the code generation process.

Modeling Pattern Considerations

- "cgsl_0201: Redundant Unit Delay and Memory blocks" on page 3-2
- "cgsl_0202: Usage of For, While, and For Each subsystems with vector signals" on page 3-8
- "cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks" on page 3-10
- "cgsl_0205: Signal handling for multirate models" on page 3-16
- "cgsl_0206: Data integrity and determinism in multitasking models" on page 3-18


cgsl_0201: Redundant Unit Delay and Memory blocks

ID: Title	cgsl_0201: Redundant Unit Delay and Memory blocks					
Description	When	When preparing a model for code generation,				
	А	A Remove redundant Unit Delay and Memory blocks.				
Rationale	А	Redundant Unit Delay and Memory blocks use additional global memory. Removing the redundancies from a model reduces memory usage without impacting model behavior.				
Last Changed	R2013	За				
Example	•	ConsolidatedState_2				
	Recommended: Consolidated Unit Delays					
	{ Conso DWo	educed(void) plidatedState_2 = Matrix_UD_Test - (Cal_1 * DWork.UD_3_DSTATE + Cal_2 * prk.UD_3_DSTATE); x.UD_3_DSTATE = ConsolidatedState_2;				
	1-	$\begin{array}{c} \hline Cal_1 \\ \hline UD_1A \\ \hline Cal_2 \\ \hline Cal_2 \\ \hline UD_1B \end{array}$				
	Not R	ecommended: Redundant Unit Delays				
	void Re {	edundent(void)				

ID: Title cgsl_0201: Redundant Unit Delay and Memory blocks

```
RedundantState = (Matrix_UD_Test - Cal_2 * DWork.UD_1B_DSTATE) - Cal_1 *
DWork.UD_1A_DSTATE;
DWork.UD_1B_DSTATE = RedundantState;
DWork.UD_1A_DSTATE = RedundantState;
```

Unit Delay and Memory blocks exhibit commutative and distributive algebraic properties. When the blocks are part of an equation with one driving signal, you can move the Unit Delay and Memory blocks to a new position in the equation without changing the result.



For the top path in the preceding example, the equations for the blocks are:

 $1 \text{ Out}_1(t) = UD_1(t)$

}

2 UD_1(t) = In_1(t-1) * Cal_1

For the bottom path, the equations are:


```
1 Out 2(t) = UD 2(t) * Cal 1
```

 $2 \text{ UD}_2(t) = \text{In}_2(t-1)$


In contrast, if you add a secondary signal to the equations, the location of the Unit Delay block impacts the result. As the following example shows, the

ID: Title cgsl_0201: Redundant Unit Delay and Memory blocks

location of the Unit Delay block impacts the results due the skewing of the time sample between the top and bottom paths.



In cases with a single source and multiple destinations, the comparison is more complex. For example, in the following model, you can refactor the two Unit Delay blocks into a single unit delay.



From a black box perspective, the two models are equivalent. However, from a memory and computation perspective, differences exist between the two models.

```
real_T rtb_Gain4;
rtb_Gain4 = Cal_1 * Redundant;
Y.Redundant_Gain = Cal_2 * rtb_Gain4;
Y.Redundant_Int = DWork.Int_A;
```

{


ID: Title	cgsl_0201: Redundant Unit Delay and Memory blocks			
	<pre>Y.Redundant_Int_UD = DWork.UD_A; Y.Redundant_Gain_UD = DWork.UD_B; DWork.Int_A = 0.01 * rtb_Gain4 + DWork.Int_A; DWork.UD_A = Y.Redundant_Int; DWork.UD_B = Y.Redundant_Gain; }</pre>			
	<pre>{ real_T rtb_Gain1; real_T rtb_UD_C; rtb_Gain1 = Cal_1 * Reduced; rtb_UD_C = DWork.UD_C; Y.Reduced_Gain_UD = Cal_2 * DWork.UD_C; Y.Reduced_Gain = Cal_2 * rtb_Gain1; Y.Reduced_Int = DWork.Int_B; Y.Reduced_Int_UD = DWork.Int_C; DWork.UD_C = rtb_Gain1; DWork.Int_B = 0.01 * rtb_Gain1 + DWork.Int_B; DWork.Int_C = 0.01 * rtb_UD_C + DWork.Int_C; }</pre>			
	<pre>{ real_T rtb_Gain4_f; real_T rtb_Int_D; rtb_Gain4_f = Cal_1 * U.Input; rtb_Int_D = DWork.Int_D; Y.R_Int_Out = DWork.UD_D; Y.R_Gain_Out = DWork.UD_E; DWork.Int_D = 0.01 * rtb_Gain4_f + DWork.Int_D; DWork.UD_D = rtb_Int_D; DWork.UD_E = Cal_2 * rtb_Gain4_f; } In this ages the original model is more officient. In the first and or ample the </pre>			
	In this case, the original model is more efficient. In the first code example, th			

In this case, the original model is more efficient. In the first code example, there are three bits of global data, two from the Unit Delay blocks (DWork.UD_A and DWork.UD_B) and one from the discrete time integrator (DWork.Int_A). The second code example shows a reduction to one global variable generated by the unit delays (Dwork.UD_C), but there are two global variables due to the

ID: Title cgsl_0201: Redundant Unit Delay and Memory blocks

redundant Discreate Time Integrator blocks (DWork.Int_B and DWork.Int_C). The Discreate Time Integrator block path introduces an additional local variable (rtb_UD_C) and two additional computations.

By contrast, the refactored model (second) below is more efficient.



ID: Title	cgsl_0201: Redundant Unit Delay and Memory blocks				
	The code for the refactored model is more efficient because the branches from the root signal do not have a redundant unit delay.				

cgsl_0202: Usage of For, While, and For Each subsystems with vector signals

ID: Title	cgsl_0202: Usage of For, While, and For Each subsystems with vector signals			
Description	When developing a model for code generation,			
	A Use For, While, and For Each subsystems for calculations that require iterative behavior or operate on a subset (frame) of data.			
	B Avoid using For, While, or For Each subsystems for basic vector operations.			
Rationale	A, B Avoid redundant loops.			
See Also	• "Loop unrolling threshold" in the Simulink documentation			
	• MathWorks Automotive Advisor Board guideline db_0117: Simulink patterns for vector signals			
Last Changed	R2010b			
Examples	The recommended method for preceding calculation is to place the Gain block outside the For Subsystem. If the calculations are required as part of a larger algorithm, you can avoid the nesting of for loops by using Index Vector and Assignment blocks.			
	For 5. N-1 Iterator N-1 1 double (10) 1 webbrinput double 2.3 double U 1 double (10) 1 kebrinput double (10) 1 kebrinput double (10) 1 kebrinput double (10) A xignment			
	Recommended			
	<pre>for (s1_iter = 0; s1_iter < 10; s1_iter++) { RecommendedOut[s1_iter] = 2.3 * vectorInput[s1_iter]; }</pre>			

ID: Title	cgsl_0202: Usage of For, While, and For Each subsystems with vector signals
	A common mistake is to embed basic vector operations in a For, While, or For Each subsystem. The following example includes a simple vector gain inside a For subsystem, which results in unnecessary nested for loops.
	Fog. N-1 Iterator N-1 Terminator double (10) vector/nput Vector/nput NoRecommendedOut
	Not Recommended for (s1 iter = 0; s1 iter < 10; s1 iter++) {
	<pre>for (i = 0; i < 10; i++) { NotRecommendedOut[i] = 2.3 * vectorInput[i]; } }</pre>

cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks

ID: Title		cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks		
Description	are in inform	an atomic subsystem o	bus signals and some or or a referenced model, w to select signal elemo	use the following
	А	Bus or vector entering an atomic subsystem:		
		Function packaging: Non-reusable function Function interface: void void		
			Signals selected outside subsystem results in	Signal selected inside subsystem results in
		Virtual Bus	No data copies.	No data copies.
		Non-Virtual Bus	A copy of the selected signals in global block I/O structure that is used in the function.	No data copies.
		Vector	A copy of the selected signals in global block I/O structure that is used in the function.	No data copies.
		Function packaging: Non-reusable function		
		Function interface: Allow arguments		
			Signals selected outside	Signal selected inside

ID: Title	cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks			
			subsystem results in	subsystem results in
		Virtual Bus	No data copies. Only the selected signals are passed to the function.	No data copies. Only the selected signals are passed to the function.
		Non-Virtual Bus	A copy of the selected signals in a local variable that is passed to the function.	No data copies. The whole bus is passed to the function.
		Vector	A copy of the selected signals in a local variable that is passed to the function.	No data copies. The whole vector is passed to the function.
		Function packagin	ng:Reusable functio	un l
			Signals selected outside subsystem results in	Signal selected inside the subsystem results in
		Virtual Bus	No data copies. Only the selected signals are passed to the function.	No data copies. Only the selected signals are passed to the function.
		Non-Virtual Bus	A copy of the selected signals in a local variable that is passed to	No data copies. The whole bus is passed to the function.

ID: Title	204: Vector and bu stems or Model bloc	us signals crossing in cks	nto atomic
		the function. See Example 1.	
	Vector	A copy of the selected signals in a local variable that is passed to the function.	No data copies. The whole vector is passed to the function.
	Bus or vector enter	ring a Model block:	
		Signals selected outside subsystem results in	Signal selected inside subsystem results in
	Virtual Bus	No data copies. Only selected signals are passed to the function.	A copy of the whole bus that is passed to the function.
	Non-Virtual Bus	A copy of the selected signals in a local variable that is passed to the function.	No data copies. The whole bus is passed to the function. See Example 2.
	Vector	A copy of the selected signals in a local variable that is passed to the function.	No data copies. The whole vector is passed to the function.
	Notes Depending on Eml 	pedded Coder [®] settings	(e.g. optimizations),

• Depending on Embedded Coder[®] settings (e.g. optimizations), predecessor blocks and signal storage classes, actual results may differ from the tables.

ID: Title	cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks		
Rationale	 Virtual busses do not support global data. If the subsystem is set to Inline, data copies do not occur. Minimize RAM, ROM, and stack usage		
Last Changed	R2013a		
Examples	 Example 1: Non-Virtual bus entering an atomic subsystem Function packaging: Reusable function Selection: Sub-signal selected outside the subsystem <u>busObj</u> <u>double [4x1]</u> <u>in out</u> <u>double [4x1]</u> <u>ex_mg_cgsl_0204_example1</u> <u>Function name: Function Function Function packaging: Reusable function </u> 		

ID: Title	cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks
	A local variable rtb_vector is used to pass the selected signal to the reusable function:
	<pre>6 void Function(const real_T rtu_in[4], real_T rty_out[4]) 7 { 8 rty_out[0] = 3.0 * rtu_in[0]; 9 rty_out[1] = 3.0 * rtu_in[1]; 10 rty_out[2] = 3.0 * rtu_in[2]; 11 rty_out[3] = 3.0 * rtu_in[3]; 12 } 13 14 void ex_mg_cgs1_0204_example1_step(void) 15 { 16 real_T rtb_vector[4]; 17 rtb_vector[0] = ex_mg_cgs1_0204_example1_U.nonvirtualBus.vector[0]; 18 rtb_vector[1] = ex_mg_cgs1_0204_example1_U.nonvirtualBus.vector[1]; 19 rtb_vector[2] = ex_mg_cgs1_0204_example1_U.nonvirtualBus.vector[2]; 20 rtb_vector[3] = ex_mg_cgs1_0204_example1_U.nonvirtualBus.vector[3]; 21 Function(rtb_vector, ex_mg_cgs1_0204_example1_Y.Out1); 22 } </pre>
	Example 2 : Non-Virtual bus entering a model block
	 Total number of instances allowed per top model: Multiple Selection: Sub-signal selected inside the referenced model
	ex_mg_cgsl_0204_example2ref in ex_mg_cgsl_0204_example2ref ex_mg_cgsl_0204_example2ref
	double [4x1] in norwitualBus double [4x1]

ID: Title	cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks
	There are no data copies in the code for the main model. The whole bus is passed to the model reference function.
	<pre>6 void ex_mg_cgs1_0204_example2_step(void) 7 { 8 ex_mg_cgs1_0204_example2ref(&ex_mg_cgs1_0204_example2_U.nonvirtualBus, 9 & & ex_mg_cgs1_0204_example2_Y.Out1[0]); Code for the model reference function:</pre>
	<pre>4 void ex_mg_cgs1_0204_example2ref(const <u>busObj</u> *rtu_in, <u>real_T</u> rty_out[4]) 5 { 6 rty_out[0] = 3.0 * rtu_in->vector[0]; 7 rty_out[1] = 3.0 * rtu_in->vector[1]; 8 rty_out[2] = 3.0 * rtu_in->vector[2]; 9 rty_out[3] = 3.0 * rtu_in->vector[3]; 10 }</pre>

cgsl_0205: Signal handling for multirate models

ID: Title	cgsl_0205: Signal handling for multirate models	
Description	For n ways	nultirate models, handle the change in operation rate in one of two :
	А	At the destination block, Insert a Rate Transition.
	В	Set the parameter Solver > Automatically handle rate transition for data transfer to either Always or Whenever possible.
Rationale	A,B	Following this guideline supports the handling of data operating at different rates.
Note	 Setting the parameter Solver > Automatically handle rate transition for data transfer with the setting to Whenever possible requires inserting a Rate Transition block in locations indicated by Simulink. Setting the parameter Solver > Automatically handle rate transition for data transfer to Always allows Simulink to automatically handle rate transitions by inserting a Rate Transition block. The following exceptions apply: The insertion of a Rate Transition block requires rewiring the block diagram. Multiple Rate Transition blocks are required: 	
	-	The blocks' sample times are not integer multiples of each other
	The blocks use different sample time offsetsOne of the rates is asynchronous	
	• Ar	inserted Rate Transition block can have multiple valid configurations.
	For these cases, manually insert a Rate Transition block or blocks.	
		Works does not recommend using Unit Delay and Zero Order Hold s for handling rate transitions.

ID: Title	cgsl_0205: Signal handling for multirate models
Last Changed	R2011a
Examples	Not Recommended:
	In this example, the Rate Transition block is inserted at the source, not at the destination of the signal. The model fails to update because the two destination blocks (Gain and Sum) run at different rates. To fix this error, insert Rate Transition blocks at the signal destinations and remove Rate Transition blocks from the signal sources. Failure to remove the Rate Transition blocks is a common modeling pattern that might result in errors and inefficient code.
	32.1 Sample Time = 1/100 Sample Time = 1/200 Sample Time = 1/200 Sample Time = 1/200
	Recommended:
	In this example, the rate transition is inserted at the destination of the signal.
	32.1 Sample Time = 1/100 Sample Time = 1/200 Sample Time = 1/200 Sample Time = 1/100
	9.8 2 Sample Time = 1/200

cgsl_0206: Data integrity and determinism in multitasking models

ID: Title	cgsl_	0206: Data integrity and determinism in multitasking models	
Description	opera	nultitasking models that are deployed with a preemptive (interruptible) ting system, protect the integrity of selected signals by doing one e following:	
	А	Select the Rate Transition block parameter Ensure data integrity during data transfer.	
	В	For Inport blocks in Function Called subsystems, select the block parameter Latch input for feedback signals of function-call subsystem outputs.	
	To pr	otect selected signal determinism , do one of the following:	
	С	Select the Rate Transition block parameter Ensure deterministic data transfer (maximum delay).	
	D	• Select the model parameter Solver > Automatically handle rate transition for data transfer.	
		• Set the model parameter Solver > Deterministic data transfer to either Whenever possible or Always.	
Rationale	A,B, C,D	Following this guideline protects data against possible corruption of preemptive (interruptible) operating systems.	
Note	requi parar	tasking systems with a non-preemptive operating system do not re data integrity or determinism protection. In this case, clear the neters Ensure data integrity during data transfer and Ensure rministic data transfer .	
	execu	ring data integrity and determinism requires additional memory and ation time. To reduce this additional expense, evaluate signals to mine the level of protection that they require.	
Prerequisites	cgsl_(cgsl_0205:Signal handling for multirate models	

ID: Title	cgsl_0206: Data integrity and determinism in multitasking models
See Also	Rate Transition
	• "Data Transfer Problems"
Last Changed	R2011a

Configuration Parameter Considerations

- "cgsl_0301: Prioritization of code generation objectives for code efficiency" on page 4-2
- "cgsl_0302: Diagnostic settings for multirate and multitasking models" on page 4-3

cgsl_0301: Prioritization of code generation objectives for code efficiency

ID: Title	cgsl_0301: Prioritization of code generation objectives for code efficiency	
Description	Prioritize code generation objectives for code efficiency by using the Code Generation Advisor.	
	A Assign priorities to code (ROM, RAM, and Execution efficiency) efficiency objectives.	
	B Select the relative order of ROM, RAM, and Execution efficiency based on application requirements.	
	C Configure the Code Generation Advisor to run before generating code by setting Check model before generating code on the Code Generation pane of the Configuration Parameters dialog box to On (proceed with warnings) or On (stop for warnings).	
Notes	A model's configuration parameters provide control over many aspects of generated code. The prioritization of objectives specifies how configuration parameters are set when conflicts between objectives occur.	
	Prioritizing code efficiency objectives above safety objectives may remove initialization or run-time protection code (for example, saturation range checking for signals out of representable range). Review the resulting parameter configurations to verify that safety requirements are met. For more information about objective tradeoffs for each model parameter, see in the Embedded Coder documentation.	
Rationale	A, B, CWhen you use the Code Generation Advisor, configuration parameters conform to the objectives that you want and they are consistently enforced.	
See also	• "Set Objectives — Code Generation Advisor Dialog Box" in the Simulink Coder documentation	
	 "Manage a Configuration Set" in the Simulink documentation "hisl_0055: Prioritization of code generation objectives for high-integrity systems" 	
Last Changed	R2010b	

cgsl_0302: Diagnostic settings for multirate and multitasking models

ID: Title	cgsl_0302: Diagnostic settings for multirate and multitasking models
Description	For multirate models using either single tasking or multitasking , set to either warning or error the following diagnostics:
	Diagnostics > Sample Time > Single task rate transition
	• Diagnostics > Sample Time > Enforce sample time specified by Signal Specification blocks
	 Diagnostics > Data Validity > Merge Block > Detect multiple driving blocks executing at the same time step
	For multitasking models, set to either warning or error the following diagnostics:
	Diagnostics > Sample Time > Multitask task rate transition
	 Diagnostics > Sample Time > Multitask conditionally executed subsystem
	• Diagnostics > Sample Time >Tasks with equal priority
	If the model contains Data Store Memory blocks, set to either Enable all as warnings or Enable all as errors the following diagnostics:
	 Diagnostics > Data Validity > Data Store Memory Block > Detect read before write
	• Diagnostics > Data Validity > Data Store Memory Block > Detect write after read
	• Diagnostics > Data Validity > Data Store Memory Block > Detect write after write
	 Diagnostics > Data Validity > Data Store Memory Block > Multitask data store
Rationale	Setting the diagnostics improves run-time detection of rate and tasking errors.

ID: Title	cgsl_0302: Diagnostic settings for multirate and multitasking models	
See Also	• "Diagnostics Pane: Solver"	
	• "hisl_0013: Usage of data store blocks"	
Last Changed	2011a	